logo
Home > NEWS > Company Case About GD32F103RBT6 High-Performance Control Features Explained

GD32F103RBT6 High-Performance Control Features Explained

 Company Resources About GD32F103RBT6 High-Performance Control Features Explained

September 3, 2025 News — With the continuous development of global semiconductor technology and the diversification of application requirements, the GD32F103RBT6 microcontroller has gained traction in industrial control, consumer electronics, and IoT fields due to its stable processing performance, power efficiency control, and peripheral integration capabilities. The chip operates at a 108MHz main frequency and supports zero-wait-state flash memory access, contributing to enhanced processing efficiency and real-time performance.

 

I.Product Feature Description


The GD32F103RBT6 integrates multiple advanced features:

Built-in 128KB Flash memory and 20KB SRAM, supporting real-time operating system (RTOS) operation.

Equipped with three 12-bit high-speed ADCs with a sampling rate of 1 MSPS, supporting 16 external input channels.

Includes two SPI interfaces (up to 18MHz), two I2C interfaces (up to 400kHz), three USART interfaces, and one CAN 2.0B interface.

Supports advanced timers and general-purpose timers, providing PWM output and input capture functionality.

Features a power monitoring module with power-on reset (POR), brownout detection (BOD), and a voltage regulator.

 

II. Pin Configuration and Functions

 

The GD32F103RBT6 adopts an LQFP64 package. The following describes the functions of its key pins:

GD32F103RBT6 High-Performance Control Features Explained

1.Power Pins

VDD/VSS: Digital power supply positive/negative terminals. External decoupling capacitors are required.

VDDA/VSSA: Analog power supply positive/negative terminals. Independent power supply is recommended.

VREF+/VREF-: ADC reference voltage positive/negative inputs.

2.Clock Pins

OSC_IN/OSC_OUT: External crystal oscillator interface
PC14/PC15: Low-speed external clock interface

3.Debug Interface Pins

SWDIO: Serial Wire Debug Data Input/Output
SWCLK: Serial Wire Debug Clock

4.GPIO Pins

PA0-PA15: Port A, 16 general-purpose input/output pins
PB0-PB15: Port B, 16 general-purpose input/output pins
PC13-PC15: Port C, 3 general-purpose input/output pins

5.Special Function Pins

NRST: System Reset Input
BOOT0: Boot Mode Selection
VBAT: Battery Backup Domain Power Supply

 

Pin Function Details

GD32F103RBT6 High-Performance Control Features Explained

 

Special Function Configuration
 

Boot Mode Selection

The boot mode is configured via the BOOT0 pin:

BOOT0=0: Boot from main flash memory
BOOT0=1: Boot from system memory

 

Analog Power Isolation

It is recommended that VDDA/VSSA be isolated from the digital power supply using a magnetic bead, and 10μF + 100nF decoupling capacitors should be added to improve ADC sampling accuracy.

 

Debug Interface Protection

It is recommended that the SWDIO and SWCLK signal lines be connected in series with 33Ω resistors and ESD protection devices added to improve the reliability of the debug interface.

 

Layout Recommendations:

Decoupling capacitors for power supply should be placed as close as possible to the chip pins.
Analog and digital grounds should be connected at a single point.
Crystal oscillators should be placed as close to the chip as possible, with guard rings arranged around them.
High-frequency signal lines should be kept away from analog sections.
Reserve test points for measuring key signals.

 

III.Schematic Diagram


This is the schematic diagram of the GD32F103RBT6 microcontroller, showing the internal architecture and functional modules of the chip. The following is a breakdown of the key parts:

GD32F103RBT6 High-Performance Control Features Explained

 

Core and Clock System

ARM Cortex-M3: The central processing unit (CPU) of the microcontroller, operating at up to 108MHz, executing instructions and controlling overall system operation.

 

Clock Sources:

PLL (Phase-Locked Loop): Generates high-frequency clocks (up to 108MHz) by multiplying external or internal reference clocks, providing stable high-speed clocks for the CPU and other modules.

HSE (High-Speed External Clock): External high-speed clock source, typically a 4-16MHz crystal oscillator, for precise reference timing.

HSI (High-Speed Internal Clock): Internal high-speed clock source (typically ~8MHz), usable when no external clock is available.

 

Power Management:

LDO (Low-Dropout Regulator): Provides a stable 1.2V supply to the internal core.

PDR/POR (Power-Down Reset/Power-On Reset): Resets the system during power-up or when voltage drops to abnormal levels, ensuring startup/recovery from a known state.

LVD (Low-Voltage Detector): Monitors supply voltage. Triggers alerts or resets when voltage falls below a set threshold, preventing abnormal operation under low voltage.

 

Memory and Bus System

Flash Memory: Used for storing program code and constant data. The Flash Memory Controller manages access to the flash.

SRAM (Static Random-Access Memory): Serves as the system’s runtime memory, storing temporary data and variables during program execution.

Bus Bridges (AHB-to-APB Bridge 1/2): The Advanced High-performance Bus (AHB) is a high-speed bus, while the Advanced Peripheral Bus (APB) is a lower-speed bus for peripherals. These bridges enable communication between the high-speed AHB and low-speed APB peripherals.

 

Peripherals

Communication Interfaces:

USART (Universal Synchronous/Asynchronous Receiver/Transmitter): Multiple USART modules (USART1, USART2, USART3) support serial communication in both synchronous and asynchronous modes, enabling data exchange with devices such as computers or sensors.

SPI (Serial Peripheral Interface): The SPI module (SPI1) is a synchronous serial communication interface typically used for high-speed data transfer with devices like flash memory.

 

IV.Core Architecture Features

 

Processor Core: 32-bit RISC architecture supporting single-cycle multiplication and hardware division

Memory System: Zero-wait-state flash access with code encryption protection

Clock System: Built-in 8MHz RC oscillator and 40kHz low-speed oscillator, supporting PLL frequency multiplication

Power Management: Integrated voltage regulator with power-on reset (POR) and brownout detection (BOD)

 

V. Feature Description

 

The GD32F103RBT6 microcontroller integrates a number of advanced features, providing a complete solution for industrial control and IoT applications:

 

1.Core Processor Features

Adopts a 32-bit ARM Cortex-M3 core with a maximum frequency of 108MHz
Supports single-cycle multiplication and hardware division instructions
Built-in Nested Vectored Interrupt Controller (NVIC), supporting up to 68 maskable interrupts
Provides Memory Protection Unit (MPU) to enhance system security

 

2.Memory Configuration

128KB Flash memory, supporting zero - wait access.
20KB SRAM, supporting byte, half - word, and word access.
Built - in Bootloader, supporting USART and USB programming.
The memory supports write - protection function to prevent accidental modification.

 

GD32F103RBT6 High-Performance Control Features Explained

 

 

3.Clock System

Built-in 8MHz high-speed RC oscillator (HSI)

Built-in 40kHz low-speed RC oscillator (LSI)

Supports external 4-16MHz crystal oscillator (HSE)

Supports external 32.768kHz crystal oscillator (LSE)

PLL clock multiplier with output up to 108MHz

 

4. Power Management

Single power supply voltage: 2.6V to 3.6V

Integrated power-on reset (POR) and brownout detection (PDR)

Supports three low-power modes:

Sleep mode: CPU halted, peripherals continue operating

Stop mode: All clocks stopped, register contents retained

Standby mode: Lowest power consumption, only backup domain active

 

5. Analog Peripherals

3 × 12-bit ADCs with a maximum sampling rate of 1MSPS
Supports 16 external input channels
Built-in temperature sensor and reference voltage
Supports analog watchdog function

 

6. Digital Peripherals

2 × SPI interfaces (up to 18MHz)
2 × I2C interfaces (supporting fast mode up to 400kHz)
3 × USARTs, supporting synchronous mode and smart card functionality
1 × CAN 2.0B interface
USB 2.0 full-speed device interface

 

7.Package Characteristics

LQFP64 package, 10mm×10mm size

54 GPIO pins

All I/O ports support 5V tolerance (except PC13-PC15)

Operating temperature range: -40℃ to +85℃

Compliant with RoHS standards

GD32F103RBT6 High-Performance Control Features Explained

 

Application Scenarios
This device is primarily used in the following fields:

Industrial Control: PLC systems, motor drivers, industrial sensors

Consumer Electronics: Smart home controllers, human-machine interaction devices

Internet of Things (IoT): Data acquisition gateways, wireless communication modules

Automotive Electronics: Body control modules, in-vehicle information systems


 

Contact our trade specialist:

--------------

 

Email: xcdzic@163.com

WhatsApp: +86-134-3443-7778
Visit the ECER product page for details: [链接]